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Metal-high-k-high-k-oxide-semiconductor capacitors and field effect
transistors using Al/La2O3/Ta2O5/SiO2/Si structure for nonvolatile
memory applications
Chih-Hao Cheng and Joseph Ya-Min Leea
Institute of Electronics Engineering, Department of Electrical Engineering, Tsing-Hua University, Hsinchu,
Taiwan 30013, Republic of China
Received 10 July 2007; accepted 1 October 2007; published online 6 November 2007
A metal-high-k-high-k-oxide-silicon structure was fabricated for nonvolatile memory applications.
Al/La2O3/Ta2O5/SiO2/Si capacitors and field effect transistors were fabricated using Ta2O5 as the
charge storage layer and La2O3 as the blocking layer. The programing time of the
Al/La2O3/Ta2O5/SiO2/Si transistors was characterized. With a programing pulse voltage of 6 V, a
threshold voltage shift of more than 0.5 V was achieved in 10 ns. As for the retention properties, the
Al/La2O3/Ta2O5/SiO2/Si transistors can keep a Vth window of 0.83 V for 10 yr. © 2007
American Institute of Physics. DOI: 10.1063/1.2800821
SONOS polysilicon-oxide-nitride-oxide-silicon flash
memory is one of the most attractive candidates for nonvola-
tile memories. It has the advantages of lower programing
voltage, smaller cell size, and better endurance over the
floating-gate devices. The faster programing speed and lower
operating voltage of SONOS devices were accomplished in
the past by reducing the tunnel oxide thickness.1–4
However, the retention time and erase speed remain as the
two major problems of SONOS flash memory. Several ef-
forts have been made to improve the retention time of
SONOS devices. She et al.5 used HfO2 to replace Si3N4
and obtained a higher conduction band offset for better re-
tention. Minami et al.6 improved retention by using blocking
oxide and Bu et al.7 improved retention by high-temperature
deuterium annealing. Choi et al.8 and Lee et al.9 improved
program/erase speed and retention by using high-k dielectrics
as the blocking oxide. Tan et al.10 compared the Si3N4,
HfO2, and HfAlO layers for the charge storage layer and
found that the large conduction band offset can improve
program speed and minimize the over-erase phenomenon.
Wang et al.11,12 improved retention time and program speed
by using the TaN/HfO2/Ta2O5/HfO2/Si MHTHS and
TaN/Al2O3/Ta2O5/HfO2/Si MATHS structures to replace
the traditional SONOS structure.
In this work, metal-high-k-dielectric-high-k-dielectric-
oxide-silicon MHHOS capacitors and field effect transis-
tors were fabricated using Ta2O5 as the charge storage layer
and La2O3 as the blocking oxide. The potential advantages
are fast programing time and low program/erase voltage.
Figure 1 shows the energy band diagrams of the
Al/La2O3/Ta2O5/SiO2/Si transistor under a positive and
b negative gate biases. In order to construct all band dia-
grams, the work functions of Ta2O5, La2O3, and HfO2 must
be 3.2, 1.75, and 2.05 eV, respectively.13,14 The conduction
band offset between the tunneling oxide and the high-k di-
electric layer is 2.25 eV for the Ta2O5/SiO2 interface.13 The
large conduction band offset is expected to improve the pro-
graming speed and the retention properties. A deep trap level
in Ta2O5 was reported at 2.7 eV Ref. 15 below the conduc-
tion band edge which is much deeper than the 1 eV trap level
in Si3N4. A deeper trap level is expected to help retention.
La2O3 is chosen to be the blocking oxide due to its high
dielectric constant of about 25 and its large conduction band
offset of 1.45 eV at the Ta2O5/La2O3 interface. The large
conduction band offset is expected to give better blocking
efficiency which will improve memory window and pro-
graming speed. High-k blocking layer is also expected to
reduce the program/erase voltage.
p-type, 100 orientation, 4 in. diameter silicon wafers
with 1–10  cm resistivity were used as the starting sub-
strates. A 3 nm tunneling oxide SiO2 was thermally grown
by dry oxidation at 900 °C. The charge storage layer
Ta2O5 was deposited by rf magnetron sputtering under a
pressure of 1.110−3 torr at room temperature in argon gas.
The purity of Ta2O5 target is 99.9%. The thickness of the
Ta2O5 layer is 20 nm. The Ta2O5 films were either as depos-
ited or annealed at 400, 500, and 600 °C. The annealing was
performed in nitrogen at a flow rate of 3 SCCM SCCM
denotes standard cubic centimeters per minute at STP. After
annealing, the blocking layer La2O3 was deposited by rf
magnetron sputtering under a pressure of 1.110−3 torr at
room temperature in argon gas. The thickness of the La2O3
blocking layer is 20 nm. For transistor processing, a 500 nm
oxide was grown by wet oxidation and used as the field
oxide. The source and drain windows were defined by wet
etching and doped by arsenic implantation 5
1015 cm−2 ,40 keV. The implant was annealed at 950 °C
in N2 for 30 min. The contact region in Ta2O5 was etched by
aElectronic mail: ymlee@ee.nthu.edu.tw
FIG. 1. The energy band diagrams of the Al/La2O3/Ta2O5/SiO2/Si tran-
sistor under a positive and b negative gate biases.
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reactive ion etch and in SiO2 and La2O3 by buffered oxide
etch. The 300-nm-thick top aluminum electrodes were
evaporated by dc sputtering. Postmetallization annealing was
performed at 400 °C in N2 for 30 s. The crystalline phase of
the high-k dielectric films was identified by x-ray diffraction
Shimatzu XD-5 using Cu K radiation. From the x-ray dif-
fraction results, the Ta2O5 film is amorphous after annealing.
Separate MHHOS capacitors were also fabricated. The I-V
characteristics were measured using Keithley 236 electrom-
eter and the C-V characteristics using high frequency C-V
meter MegaBytek Mi-494.
Figure 2a shows that the capacitance-voltage C-V
hysteresis curves for the Al/La2O3/Ta2O5/SiO2/Si capaci-
tors. At a sweep voltage range of ±10 V, the C-V memory
window is 2.52 V. The C-V memory window is counter-
clockwise because the trapped charges are electrons.
Figure 2b shows the IDS-VGS memory window measure-
ment for Al/La2O3/Ta2O5/SiO2/Si transistors with channel
width/length of 100 m/8 m. The rising time and falling
time of pulse wave are both 39 ns. The IDS-VGS memory
window after a 8 V, 1 s program pulse is 1.7 V. The dif-
ference between the C-V memory window of 2.52 V and the
IDS-VGS memory window of 1.7 V is most likely due to pro-
cess variation, since they were processed differently.
Figure 3a shows the program characteristics of the
Al/La2O3/Ta2O5/SiO2/Si transistors. Pulse voltages of 6
and 8 V are applied to the gate. The pulse widths are from
10−8 to 1 s. After applying the gate pulse, the threshold
voltage of the transistor was monitored. Vth is defined as the
gate voltage at 1 A drain current with VDS=0.1 V.
The transistor is defined as “programed” when the Vth shift is
larger than 0.5 V. For Al/La2O3/Ta2O5/SiO2/Si transistors,
the Vth shift of more than 0.5 V will occur at an applied
voltage of 6 V and with a pulse width of 10 ns. For MHTHS
Ref. 11 and MATHS,12 the Vth shift of more than 0.5 V
will occur at an applied voltage of 10 V and with pulse
widths of 1 ms and 100 ns, respectively. Therefore, low
program voltage and fast programing speed were
achieved with Al/La2O3/Ta2O5/SiO2/Si transistors. The
Al/La2O3/Ta2O5/SiO2/Si transistors thus have faster pro-
graming speed and lower program voltage than MHTHS and
MATHS. This is most likely due to the larger conduction
band offset of 2.25 eV at the Ta2O5/SiO2 interface compared
with 1.2 eV at the Ta2O5/HfO2 interface. At the same gate
bias where Fowler-Nordheim tunneling is dominating, the
electron tunneling distance from Si substrate to the conduc-
tion band of the storage dielectric is, therefore, shorter for
structures with Ta2O5/SiO2. The program voltage of
Al/La2O3/Ta2O5/SiO2/Si transistor can be as low as 6 V,
which is lower than that of 10 V for MHTHS Ref. 11 and
MATHS.12 The programing time of 10 ns is also faster than
those of 1 ms and 100 ns of MHTHS and MATHS, respec-
tively. Figure 3b shows the erase characteristics of the
Al/La2O3/Ta2O5/SiO2/Si transistors. The transistor is de-
fined as “erased” when the Vth reduced to 0 V. Based on this
definition, an applied gate voltage of −6 V is not enough for
erased while the Vth reduced to 0 V at an applied voltage of
−8 V with a pulse width of 1 s.
FIG. 2. C-V memory window. b IDS-VGS memory window.
FIG. 3. a The programing characteristics of the Al/La2O3/Ta2O5/SiO2/Si transistors. b The erase characteristics of the Al/La2O3/Ta2O5/SiO2/Si
transistors.
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Figure 4 shows the retention characteristic of the
Al/La2O3/Ta2O5/SiO2/Si transistors. The IDS vs VGS char-
acteristic was measured with a sweep voltage from
−3 to 3 V to determine the original threshold voltage. Pulse
voltages of ±8 V at 1 ms duration were then applied for
program and erase operations. The threshold voltage shift is
measured at different time periods. The linear extrapolation
was performed by using the last two data points of Vth mea-
surements. The same method is also used for the erase state.
The Al/La2O3/Ta2O5/SiO2/Si transistors are projected to
have a Vth window of 0.83 V after 10 yr.
In summary, Al/La2O3/Ta2O5/SiO2/Si capacitors and
transistors were fabricated. The electrical properties, includ-
ing C-V memory window, IDS-VGS memory window,
program/erase characteristics, and retention time were mea-
sured. At a sweep voltage range of ±10 V, the C-V memory
window is 2.52 V. The IDS-VGS memory window after ±8 V,
1 s programing pulses is 1.7 V. The Vth shift of the
Al/La2O3/Ta2O5/SiO2/Si transistors at an applied gate volt-
age of 6 V and with a pulse width of 10 ns is 1.6 V. As for
retention properties, the Al/La2O3/Ta2O5/SiO2/Si transis-
tors are projected to have a Vth window of 0.83 V after
10 yr.
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